This paper presents a methodology for estimating and optimising FPGA routing fabrics using high-level modelling and convex optimisation techniques. Experimental methods for exploring design spaces suffer from expensive computation time, which is exacerbated by increased dimensionality due to the larger number of architectural parameters. In this paper we build on previously published work to describe a model ofFPGA routing area. This model is used in conjunction with a form of optimisation known as geometric programming, in order to analytically derive optimised FPGA architectural parameters, demonstrating the power and accuracy ofmodel-based approaches in configurable architecture design. We show that routing parameters such as connection and switch box flexibilities can be architected to save around 6% of area instead of using traditional "rules of thumb".
INTRODUCTION
Recently, a number of research publications have appeared that advocate the use of some form of analytical model to determine FPGA architecture parameters [1, 2, 3, 4, 5] . The main contribution of [2, 3, 4 ] has been to demonstrate that equation-based high-level models can relatively accurately capture some of the design trade-offs present in FPGA architectures, without resorting to computationally intensive empirical methods based on tools such as VPR [6] . Such an ability becomes increasingly important as the number of parameters that define an FPGA architecture increases (e.g. due to heterogeneous architectures), leading the empirical approach to suffer from the "curse of dimensionality". Due to their accuracy, empirical tools are never likely to disappear from use, but there is a demand for a high-level "first order" design exploration tool for FPGA architecture.
In this paper, we make the observation that the models proposed in the FPGA literature thus far are, by-andlarge, not only suitable to reduce the run-time of parameter sweep approaches to architecture design, but offer a radically different approach -one based upon rigorous mathematical optimization theory. This potential essentially arises This work has been funded by the EPSRC under grant numbers EP/C54948111 and EP/E00024X11 from two observations: (i) since the models are equation and inequality-based, they admit the potential for first and second-order derivative information to be used to steer search direction, (ii) several of the existing models can be transformed into a convex optimization problem, resulting in global optima. We demonstrate in this paper that, taken together, these criteria allow modem convex optimization techniques, based on interior-point methods, to perform a first-order exploration of the architecture space without suffering as a result of design-space dimensionality.
We exemplify this philosophy with a method for simultaneously determining the optimal choice of connection box flexibility for logic block inputs, connection box flexibility for logic block outputs, and routing channel width. The proposed approach combines the model of [3] for channel width with a simple model of the impact of logic block size, input and output connection box flexibility and channel width on FPGA routing area. The intuition is that reduced routing flexibility reduces the area of the multiplexers associated with connection and switch boxes, but at the same time exerts pressure on increased channel width. The proposed method automatically balances these concerns to propose an optimal choice of parameters for any given logic block size.
RELATED WORK
FPGA architectures have received a considerable amount of research effort. This is exemplified by the architecture exploration tool VPR [6] . VPR is a parameterisable CAD flow, and has been used to show, for example, the best combination offine-grain logic parameters [7] . A subset ofthe architecture parameters that can be varied within VPR are given in Table 1 . Whilst VPR provides accurate information on the delay and area of a wide variety of FPGA architectures given a set of benchmarks, the entire CAD process of technology mapping, placement and routing must be performed for each circuit and for each architecture specification. Coupled with the number and range of the parameters that can be varied, architecture exploration is a time consuming process and has motivated new techniques to explore architecture design spaces more efficiently.
Formal optimisation techniques have been used to effi- where the coefficient c must be strictly positive. A posynomial is simply a sum ofa finite number of monomials. Notice that GP generalises the better known class of optimization problems known as linear programs. GPs are important in practice because some of the same efficient algorithms that are known for solving linear programs can also be applied to GPs, for example the class of interior point methods [8] . In particular, this means that GPs can be solved in polynomial time in theory, and extremely fast in practice [9] . For our purpose, formulation of architecture exploration as a GP would have serious implications for the speed at which the architecture space can be explored: the optimal solution to a GP can be found in time that grows only with Viii and cubically in n + l [8] . Contrast this with a parameter sweep which, for a fixed number of k of points in each architecture parameter, has execution time that grows as k ":
Of course, GP is not a panacea: the restriction to strictly positive leading coefficients in a monomial is a serious one and explicitly disallows many problems, including general polynomial optimization rather than posynomial optimization. However, we show in this paper that the models developed by the FPGA community thus far can indeed be cast in GP form. [5] utilises an improved formulation to explore heterogeneous FPGA layouts. Given a fixed time budget, this improved formulation was shown to greatly improve on parameter sweep approaches. This provides significant motivation for the use of such formal techniques in architecture design. The key to such techniques is a good representative model of the underlying problem.
Research into the modelling of FPGA fabrics has been performed on both logic and routing architectures. In [4] , a model was developed to estimate the number of architecture blocks required for a given high-level description of a circuit. The work estimates the number of architecture blocks required for a benchmark circuit given the number of2-input lookup tables required n2 and the Rent parameter p. The final result of [4] was to combine the model for the number of logic blocks with a routing area model to determine a first-order approximation of the area of an FPGA. Routing area models have also seen significant advancement over the past few years. In [3] , a set of equations was developed that describes the number of programmable routing tracks necessary in homogeneous FPGA architectures depending on a number of parameters that describe the routing architecture. The work assumed all benchmark circuits have a constant wirelength, regardless ofthe FPGA architetcure parameters. Motivated by the observation that wirelength varies depending on benchmark characteristics, wirelength models from the ASIC community were employed in [2] to improve the channel width estimation.
The models outlined above suffer from two drawbacks. Firstly, the approximations of area are relatively crude: they use the number of programming bits required as an area approximation, which does not give an accurate estimate ofthe actual silicon area required. Secondly, they require a fixed set of architecture parameters to obtain a result, meaning that a sweep across each parameter is still necessary to determine an optimal architecture. It is precisely these issues that we address in this paper: by employing more accurate models of the components in an FPGA in conjunction with a Geometric Programming (GP) framework, we show how to capture tradeoffs in the routing fabric automatically to explore FPGA routing fabrics. Figure 1 shows a detailed model of the routing fabric. We consider the amount of silicon area devoted to the routing fabric ofthe reconfigurable device to consist ofall switch box and connection box multiplex ers, in addition to their output buffers and configuration memories. Buffer sizing is assumed to be fixed for each set of fine-grain logic parameters . Routing area is thus dependent on the size of the grid of logic cells, the channel width and the size of the multiplexers used to connect signals to and from logic blocks and 10 pins. We discuss each of these in tum.
Estimating Grid Size
The size ofthe grid is fixed for a given logic architecture and is dependent on the number of logic cells n c -To enable the models to be retargetable across a wide variety of logic architectures we use [4] to estimate n co Since grid dimensions are discrete, the model used in approximating the number of required cells is likely to underestimate the number of architecture cells used. The actual grid size can thus be expressed as N; = r~F, where r·l represents the ceiling function.
The combined area of all logic block connection boxes used in routing is the product of N c and the connection block size. Since I/O pins are spread along the chip perimeter, the area devoted to the input connection boxes is the product of 4JN::. and the size of the I/O connection block. There are two types of switch boxes in the architecture: those at the edge of the device and those in the centre. Since the routing array grid is one unit of width larger than the logic array grid, the number of switch boxes at the edge of the device is Ns,e = 4 (r~l + 1) , and the number of switch boxes in the centre of the device is Ns ,m = U~l _ 1)2. 
W= W m in
The average point-to-point wirelength is dependent on the logic architecture param eters and is thus constant for K, N and I. The methods described by [2] are used to calculate the value of point-to-point wire length for different logic parameters.
Routing Multiplexer Area
A commonly employed method for implementing routing multiplexers in FPGAs is to use a two-level multiplexing scheme. An example ofa 16:1 multiplexer using this scheme is shown in Figure 2 (a). In such a scheme, the first and second level of multiplexers are balanced such that each stage has approximately the same size ofmultiplexer. Multiplexers can be efficiently implemented using transistors, as shown in Figure 2 (b). This structure is taken from VPR 5.0, in which one-hot encoding of configuration bits is used. These observations lead to the expression for multiplexer area given in (3), where S S R represents the size of an SRAM cell, S t represents the size of the pass transistors and P is the number of inputs. In this equation r·l and l·J represent the ceiling and floor functions, and are used to account for non-square numbers of inputs: the size of the second multiplexer is always no larger than that ofeach input multiplexer. The combined expression can be approximated as in (4), which is used for the area models described by the GP formulation in Section 4.
To estimate the channel width of the device, we employ the model developed in [3] . This model is shown in (1) for architectures with wires that span one logic block, where the nominal minimum channel width W m i n is described by To evaluate the GP framework, we performed a comparison of our model to VPR 5.0. In order to implement the GP framework, we employed the convex programming tool CVX [10] , a free plug-in toolset for MATLAB. To verify our model is a good approximation relative to VPR, we used a parameter-sweep approach: whilst GP can be used to derive the optimal parameters of interest, variables can be fixed in
GEOMETRIC PROGRAMMING FORMULATION
The model presented in Section 3 is not in a form that is amenable to GP. GP requires that the objective and inequality constraints are in posynomial form, while all equality constraints are in monomial form. In order to make the channel width expression fit into GP, (1) can be expressed as (9), since W > O. Considering the various terms that represent device area, several approximations are necessary. The non-posynomial ceiling and floor functions are approximated as described in Section 3.3. These can be expressed in posynomial form as in (10), (11) and (13). The introduction of variable Q 2:: ifF~,out + r, is necessary to express the square root over a sum in (6) in the correct form: (12) represents this substitution, since Q > 0, and since the lowest Q leads to the lowest routing area, meaning that at optimality this inequality will be satisfied with strict equality. (14) and (15) represent the area devoted to switch boxes at the edge of the device, and include a similar substitution, using the variable P. The above approximations lead to the standard form GP representation given by (8) 
For each multiplexer used in the fabric, there is an associated driving buffer which also consumes area. In the routing fabric, one isolation buffer is required for each connection box input and one driving buffer is required for each wire segment. All other buffers are assumed to be contained within the logic cells. In this work we focus on optimising the routing fabric in terms of high-level architectural parameters such as F~,out and F~,in' and will assume that the logic fabric and buffer sizing is fixed.
Com bined Area Model
Combining these models leads to (7) for the routing area. Each connection box for an 10 pin consumes area S cb.io» which can be evaluated using the multiplexer area model. 2W S sb, m represents the product ofthe size of a centre-array switch box and the channel width W, with the factor of two representing both horizontal and vertical routing directions.
Since there are only three of four directions for channels on the edge of the device, 1.5WS s b,e represents the product of the edge switch box multiplexer size, the channel width, with the factor of 1.5 representing both routing dimensions. For the sake of simplicity, we assume the comer switch boxes have the same size as any other edge switch 
CONCLUSION
This paper has presented a method for early stage exploration ofFPGA routing architectures. It has been shown that this problem can be approximated in a form that is amenable to geometric programming, and as a consequence can be used to determine architectural parameters for routing architectures in an efficient manner. The approach shows good potential for reducing area in FPGA architectures. However, there are several parts of the framework that could be flexible routing will give a smaller channel width, however this is at the expense of increased multiplexer sizes. A particularly useful observation for FPGA architects is that the GP model is considerably faster than the VPR parameter sweep. Each point within the GP takes approximately 10 seconds to generate, whereas on the same machine the runtime ofVPR for each experiment is in the range of two minutes (for a small benchmark with fully flexible routing) to four hours (for a large benchmark with very restrictive routing parameters). This gives the model a significant advantage for early-stage architecture exploration, a 30x to 120x speedup. However the advantage of GP in this context is more than just in the run-time for each experimental point. GP does not require the parameter sweep as a prelude: if the goal is to determine the optimal set of architecture parameters, then this also takes around 10 seconds to find. In contrast, a sweep ofjust 10 values ofW, Fc,in and Fc,out would take 3 CPU hours to 17 CPU days to compute. Moreover, the runtime in the worst-case is not dependent on benchmark size: since a benchmark circuit is only represented by two parameters the GP is insensitive to circuit size and thus the runtime improvements will be greater for larger benchmarks. Previous study on bidirectional routing architectures examined the relationship between the parameters F~,in and F~,out [11] . It was suggested that the two should be set to the same value, which as a function of the logic block granularity N, should be Fc,in == Fc,out ==~.
To examine this intuition against uni-directional routing, we have applied our model across a variety of logic block sizes and compared to this scheme for selecting F c . The results show that the best architecture in terms of device area is one for which both flexibility parameters are roughly constant regardless of logic block size. Figure 4(f) shows the optimised routing area and compares it to that obtained by choosing F; by this rule of thumb. It is interesting to see that whilst the flexibility values are significantly different between the two architectures, the area consumed by both sets of architectures is quite close. Nevertheless, the potential savings of the optimised scheme are around 5-6.5%. extended to expre ss th e problem in mo re det ail. The issue of buffer sizing is still to be addressed and current modelling techniques do not account for delay. Geometric programming has previously been shown to be capabl e of expressing both ofthese issues and thus provides a powerful framework for continuing this work.
